# Publication Details of Prof. (Dr.) Angsuman Sarkar as of 01-September-2021

(Click the links below to see the details)

**Book Publication: 6** 

**Contributed Book Chapter Publication: 10** 

Journal Publication: 86

Conference Publication: 52

## List of Book Publication:

1. Angsuman Sarkar, Swapnadip De, Manash Chanda, Chandan KumarSarkar, "Low Power VLSI Design Fundamentals", DE GRUYTER OLDENBOURG, Germany, August 2016, ISBN: 978-3-11-045529-8, Edition: 1<sup>st</sup>, No. of Pages:310, Price: 129,95 € / \$182.00 / £97.99, <u>Online Link</u>

2. Angsuman Sarkar and Chandan Kumar Sarkar, "Solid State, Microelectronic and Optoelectronic Devices", University Press (India) Pvt. Ltd., Hyderabad, India, Distributed by Orient BlackSwan Pvt. Ltd., January 1, 2012, ISBN: 978-81-7371-770-3,

Edition: 1<sup>st</sup>, No. of Pages:664, Price: 410 (INR), Online Link

 Angsuman Sarkar, Swapnadip De and Chandan Kumar Sarkar, "VLSI design and EDA tools", Scitech Publications (India) Pvt. Ltd. Chennai, India, January 1, 2014, ISBN:978-81-8371-497-6, Edition: 2<sup>nd</sup>, No. of Pages: 905, Price: 650 (INR), <u>Online Link</u>

4. Angsuman Sarkar; Swapnadip De; C K Sarkar, "VLSI Design and EDA Tools", Scitech Publications (India) Pvt Ltd., Chennai, India, January 1, 2011, ISBN: 978-81-8371-452-5, Edition: 1<sup>st</sup>, No. of Pages:1430, Price: 750 (INR), <u>Online Link</u>

5. Angsuman Sarkar, "Subthreshold Modeling of Submicron MOSFETs Short Channel Mosfets: Conventional and Dual Material Gate (DMG)", LAMBERT Academic Publishing, GmbH & Co. KG, Address: Dudweiler Landstraße 99, 66123 Saarbrücken, Germany, October 7, 2011, ISBN: 978-3-8465-2209-7, Edition: 1<sup>st</sup>, No. of Pages:104 Price: 49.00€, <u>Online Link</u>

6. Angsuman Sarkar, "Subthreshold Surface Potential Model for Short-Channel Mosfet: Using Pseudo 2d Analysis", LAMBERT Academic Publishing, GmbH & Co. KG, Address: Dudweiler Landstraße 99, 66123 Saarbrücken, Germany, February 27, 2014, ISBN: 978-3659126093 Edition: 1<sup>st</sup>, No. of Pages: 84, Price: 35.50€ <u>Online Link</u>

## List of Contributed Book Chapter Publication:

10. Title of the Book: "Emerging Trends in Terahertz Engineering and System Technologies Devices, Materials, Imaging, Data Acquisition and Processing", Book Chapter Name: "Performance Estimation of Defected Ternary Photonic Crystal-Based Bandpass Filter Beyond 100 THz for All-Optical Circuit", Authors: Arpan Deyasi, Angsuman Sarkar, Publisher: Springer, Singapore, Editor: A. Biswas et al., Date of Publication: March 2021, Print ISBN: 978-981-15-9765-7, Online ISBN: 978-981-15-9766-4, <u>Online Link</u>

9. Title of the Book: "Advanced Materials for Future Terahertz Devices, Circuits and Systems", Book Chapter Name: "Analysis of Optical Performance of Dual-Order RAMAN Amplifier Beyond 100 THz Spectrum", Authors: Rajarshi Dhar, Arpan Deyasi, Angsuman Sarkar, Publisher: Springer Singapore, , Editor: A. Acharyya et al., Date of Publication: March, 2021, Print ISBN: 978-981-334-488-4, Electronic ISBN: 978-981-334-489-1, <u>Online Link</u>

8. Title of the Book: "Computational Intelligence in Digital Pedagogy", Book Chapter Name: "Authentic Pedagogy: A Project-Oriented Teaching–Learning Method Based on Critical Thinking", Authors: Arpan Deyasi, Swapan Bhattacharyya, Pampa Debnath, Angsuman Sarkar, Publisher: Springer, Singapore, , Editor: A. Deyasi et al., Date of Publication: November 20, 2020, ISBN: 978-981-15-8743-6, <u>Online Link</u>

7. Title of the Book: "Emerging Trends in Terahertz Solid-State Physics and Devices", Book Chapter Name: "THz Bandpass Filter Design Using Metamaterial-Based Defected 1D Photonic Crystal Structure", Authors: Arpan Deyasi, Angsuman Sarkar, Publisher: Springer, Singapore, Editor: A. Biswas et. al., Date of Publication: March 21, 2020, ISBN: 978-981-15-3234-4, <u>Online LInk</u>

6. Title of the Book: "Methodologies and Application Issues of Contemporary Computing Framework", Book Chapter Name: "Investigation of the Effect of Barrier Layer Engineering on DC and RF Performance of Gate-Recessed AlGaN/GaN HEMT", Authors: Shubham Mondal, Sritoma Paul, Angsuman Sarkar, Publisher: Springer Nature Singapore Pte Ltd., Editor: J. K. Mandal et al., Date of Publication: 22 September 2018, 978-981-13-2344-7, <u>Online Link</u>

5. Title of the Book: "Nanotechnology Synthesis to Applications", Book Chapter Name: "Nanoscience with Graphene", Authors: Dr. Angsuman Sarkar, Publisher: CRC Press USA, Editor: S. Roy et. al., Date of Publication: January 1, 2018, ISBN: 9781138032736, <u>Online Link</u>

4. Title of the Book: "Nanotechnology Synthesis to Applications", Book Chapter Name: "Electrical transport in Nanostructure", Authors: Dr. Angsuman Sarkar, Publisher: CRC Press USA, Editor: S. Roy et. al., Date of Publication: January 1, 2018, ISBN: 9781138032736, <u>Online Link</u>

3. Title of the Book: "Computational Science and Engineering: Proceedings of the International Conference on Computational Science and Engineering", Book Chapter Name: "Analytical modeling and sensitivity analysis of dielectric-modulated junctionless gate all around gate stack—FET as biosensor", Authors: A. Chakraborty, A. Sarkar, Publisher: CRC Press, USA, Editor: A. Deyasi et. al., Date of Publication: 19 December 2016, ISBN: 978-1-138-02983-5, <u>Online Link</u>

2. Title of the Book: "Intelligent computing, Communication and Devices Advances in Intelligent Systems and Computing", Book Chapter Name: "An Analytical Surface Potential Model of Surrounding Gate Tunnel FET", Authors: Soumen Paul, Angsuman Sarkar, Volume 308, 2015, pp 479-486, Publisher: Springer, Singapore, Editor: L. Jain et. al., Date of Publication: August 26, 2014, ISBN: 978-81-322-2011-, <u>Online Link</u>

1. Title of the Book: "TCAD Simulation for VLSI MOSFET", Book Chapter Name: "Device Simulation Using SILVACO ATLAS Tool", Authors: Dr. Angsuman Sarkar, Publisher: CRC Press, Taylor & Francis Group, UK, Editor: C.K.Sarkar, Date of Publication: May 16, 2013, ISBN: 978-1-46-651265-8, <u>Online Link</u>

## List of Journal Publication:

## <u>2021</u>

 P. Debnath, A. Deaysi, U. Mondal, A. Sarkar, "Analytical investigation of double negative material based photonic filter performance at 1550 nm", JOURNAL OF OPTOELECTRONICS AND ADVANCED MATERIALS, Vol. 23, No. 7-8, July – August 2021, p. 319 - 326

2. S Sinha, T Paul, S Mishra, S Shaw, K Biswas, D De, A Sarkar, In Vivo Biointeraction and Alleviation of Toxicity of MWCNTs upon Functionalization with ssDNA in a Caenorhabditis elegans Model, Journal of Electronic Materials, Springer, 1-17

3. P Mitra, J Bhaumik, A Sarkar, Decoupling Capacitor Estimation and Allocation using Optimization Techniques for Power Supply Noise Reduction in System-on-Chip, Journal of Electronic Testing, Springer, 1-5

4. S Misra, SM Biswal, B Baral, SK Swain, A Sarkar, SK Pati, Analytical modelling of a Cyl-JLAM MOSFET in the subthreshold region using distinct device geometry, Journal of Computational Electronics, Springer, 20 (1), 480-491

5. B Das, N Chand, A Sarkar, Review the Performance of Different Digital Modulation Techniques with Suitable Error Control Codes in Telehealth Services, Advances in Medical Physics and Healthcare Engineering, 341-352

6. N Chand, S Bhattacharyya, A Sarkar, A Novel Encryption Technique to Protect Patient Health Information Electronically Using Playfair Cipher 15 by 14 Matrix, Advances in Medical Physics and Healthcare Engineering, 423-431

7. A Chakraborty, A Sarkar, A Sarkar, Analytical model and sensitivity analysis of a gate-engineered dielectric modulated junctionless nanowire transistor-based biosensor, Electronic Devices, Circuits, and Systems for Biomedical Applications, 69-93

8. R Dhar, A Deyasi, A Sarkar, Analysis of Optical Performance of Dual-Order RAMAN Amplifier Beyond 100 THz Spectrum, Advanced Materials for Future Terahertz Devices, Circuits and Systems 727, 193

9. A Deyasi, A Sarkar, Performance Estimation of Defected Ternary Photonic Crystal-Based Bandpass Filter Beyond 100 THz for All-Optical Circuit, Emerging Trends in Terahertz Engineering and System Technologies: Devices

10. A Deyasi, N Pramanik, A Sarkar, Detecting Signature of Virus Using Metamaterial-Based One-Dimensional Multi-layer Photonic Crystal Structure Under Polarized Incidence, Modern Techniques in Biosensors, 199-214

11. A Deyasi, S Bhattacharyya, P Debnath, A Sarkar, Authentic Pedagogy: A Project-Oriented Teaching– Learning Method Based on Critical Thinking, Computational Intelligence in Digital Pedagogy, 1-20

## <u>2020</u>

1. J Chowdhury, A Sarkar, K Mahapatra, JK Das, Novel center potential based analytical sub-threshold model for dual metal broken gate TFET, Circuit World, Emereld Insight

2. P Mitra, A Sarkar, "Soft Computing Techniques Based CAD Approach for Power Supply Noise Reduction in System-on-Chip", Journal of Electronic Testing, 1-5, 2020, Springer

3. S. Misra, S. M. Biswal, B. Baral, S. K. Swain, A. Sarkar & S. K. Pati, "Analytical modelling of a Cyl-JLAM MOSFET in the subthreshold region using distinct device geometry", Journal of Computational Electronics (2020), Published: 15 September 2020, Springer

4. A. Basak & A. Sarkar, 'Quantum Analytical Model for Lateral Dual Gate UTBB SOI MOSFET for Analog/RF Performance', Silicon (2020), Springer

5. S Sinha, S Shaw, K Biswas, D De, SC Das, A Sarkar, J Bandyopadhyay, 'Favorable influence of ssDNAfunctionalized SWCNT on the navigation pattern of C. elegans', Microsystem Technologies, 1-14, June 2020, Springer

6. A. Deyasi, U. Dey, S. Das, S. De & A. Sarkar, "Computing Photonic Bandgap from Dispersion Relation for TM Mode Propagation Inside Metamaterial-based 1D PhC", Micro and Nanosystems (2020) 12: 1., Bentham Science

7. M. Mukherjee, M. Chanda, A. Sarkar & A. Dey, "Effect of band non-parabolicity on energy sub-band profile for nano-dimensional MOSFET", Microsystem Technologies, Springer, Feb 2020

8. A. Deyasi, S. Mukherjee, A. K. Bhattacharjee and A. Sarkar "Classification of single and double-gate nanoscale MOSFET with different dielectrics from electrical characteristics using soft computintechniques", International Journal of Information Technology, Online first 05-Apr, 2019,DOI https://doi.org/10.1007/s41870-019-00301-1, Published by Springer

9. A. Deyasi, A. Sarkar, "Effect of material composition on noise performance of sub-micron high electron mobility transistor", Microsystem Technologies, Springer

10. A Bhattacharya, A Maity, D Bhardwaj, S Banerjee, D De, A Sarkar, S Bari, Design of High Speed and Low-Power NOR Based Dynamic CMOS PLA for Logic Function Realization,

https://dx.doi.org/10.2139/ssrn.3518279, Available at SSRN 3518279

11. A Deyasi, G Saha, B Sen, A Sarkar, 'Computation of Subthreshold Slope in Submicron-HEMT for Different Structural Parameters with Parasitic Effects' - Nanomaterials and Energy, 15/7/2020

## <u>2019</u>

1. A. Deyasi, and A. Sarkar, "Calculating Current Density and Quantum Efficiency of p-n Junction Solar Cell with Quasi-Fermi Level approximation", International Journal of Nanoparticles [Inderscience], vol. 11, No. 1, pp. 27-36, 2019 [DOI: 10.1504/IJNP.2019.097923]

2. S. Paul, S. Mondal, & A. Sarkar, "Characterization and analysis of low-noise GaN-HEMT based inverter circuits", Microsystem Technologies, Springer, Online First on 20-Aug-2019

3. A Deyasi, A Sarkar, Effect of temperature on electrical characteristics of single electron transistor, Microsystem Technologies, Springer Berlin Heidelberg, 25(5), 1875-1880, May 2019

4. JK Mandal, A Sarkar, Special Issue on the 2nd International Conference Devices for Integrated Circuits (DevIC-2017), Microsystem Technologies 25 (5), 1853-1853

5. A. Basak, M. Chanda, A. sarkar, Drain current modelling of unipolar junction dual material double-gate MOSFET (UJDMDG) for SoC applications, Microsystem Technologies, DOI: 10.1007/s00542-019-04691-x

6. A Deyasi, A Sarkar, K Roy, AR Chowdhury, Effect of high-K dielectric on differential conductance and transconductance of ID-DG MOSFET following Ortiz-Conde model, Microsystem Technologies, Springer

## <u>2018</u>

1. A. Deyasi, A. Sarkar, Analytical computation of electrical parameters in GAAQWT and CNTFET with identical configuration using NEGF method, International Journal of Electronics, Taylor& Francis Group, UK, Published online: 14 Jul 2018

2. Kalyan Biswas ; Angsuman Sarkar ; Chandan Kumar Sarkar, Effect of Varying Indium Concentration of InGaAs Channel on Device and Circuit Performance of Nanoscale Double Gate Heterostructure MOSFET, Micro & Nano Letters, IET, UK, Available online: 05 February 2018

3. S Sinha, K Biswas, S Shaw, D De, A Sarkar, J Bandyopadhyay, Conductivity Modulation of SWCNT by Its Sidewall Functionalization Through Heavily Doping with DNA Nucleobase Adenine, Materials Focus, American Scientific Publishers, Vol. 7, No. 1, pp. 11-17

4. K Biswas, A Sarkar, CK Sarkar, Fin shape influence on analog and RF performance of junctionless accumulation-mode bulk FinFETs, Microsystem Technologies, Springer Berlin Heidelberg, 1-8, First Online: 18 January 2018

5. A Deyasi, A Sarkar, Variation of optical bandwidth in defected ternary photonic crystal under different polarisation conditions, International Journal of Nanoparticles, Inderscience Publishers, 10 (1-2), 27-34

6. A Chakraborty, D Singha, A Sarkar, Staggered heterojunctions-based tunnel-FET for application as a label-free biosensor, International Journal of Nanoparticles, Inderscience Publishers, 10 (1-2), 107-116

7. A. Deyasi, P. Verma, P. Paul, and A. Sarkar, "Effect of Nanoscale Dimension on Characteristic Impedance of MIM Surface Plasmon Structure", Journal of Active and Passive Electronic Devices, vol. 13(2-3), pp. 195-207, 2018 [ISSN: 1555-029x, ESCI Journal]

1. Avik Chakraborty, Angsuman Sarkar, Analytical modeling and sensitivity analysis of dielectric-modulated junctionless gate stack surrounding gate MOSFET (JLGSSRG) for application as biosensor, Journal of Computational Electronics, Springer, vol. 16, no. 3, 556-567

2. Sudhansu Mohan Biswal, Biswajit Baral, Debashis De, A Sarkar, Simulation and comparative study on analog/RF and linearity performance of III–V semiconductor-based staggered heterojunction and InAs nanowire(nw) Tunnel FET, Microsystem Technologies, Springer Berlin Heidelberg, pp. 1-7, First Online: 04 December 2017

3. Biswajit Baral,Sudhansu Mohan Biswal,Debashis De,Angsuman Sarkar, Effect of gate-length downscaling on the analog/RF and linearity performance of InAs-based nanowire tunnel FET, International Journal of Numerical Modelling: Electronic Networks, Devices and Fields, Vol. 30. No. 3-4,DOI: 10.1002/jnm.2186

4. Biswajit Baral, Sudhansu Mohan Biswal, Debashis De, Angsuman Sarkar, Radio frequency/analog and linearity performance of a junctionless double gate metal–oxide–semiconductor field-effect transistor, SIMULATION, Vol 93, Issue 11, pp. 985 - 993, DOI: https://doi.org/10.1177/0037549717704308

5. K Biswas, A Sarkar, CK Sarkar, Assessment of Dielectrics and Channel Doping Impact in Nanoscale Double Gate III–V MOSFET with Heavily Doped Source/Drain Region, Materials Focus, vol. 6, No. 2, pp. 116-120, American Scientific Publishers

 Kalyan Biswas, Angsuman Sarkar, Chandan Kumar Sarkar, Spacer engineering for performance enhancement of junctionless accumulation-mode bulk FinFETs, IET Circuits, Devices & Systems, vol. 11, No. 1, pp. 80-88

7. Surajit Bari, Debashis De, Angsuman Sarkar, Design of low power, high speed 4 bit binary to Gray converter with 8 × 4 barrel shifter using nano dimensional MOS transistor for arithmetical, logical and telecommunication circuit and system application, Microsystem Technologies, DOI: 10.1007/s00542-017-3435-4

8. S Sinha, K Biswas, D De, J Bandyopadhyay, A Sarkar, Metal to semimetal conversion by band structure engineering of SWCNT by DNA nucleobase functionalization, Microsystem Technologies, 1-8, 2017

9. S Bari, S Bhowmik, D De, A Sarkar, Design and power analysis of 4× 4 semiconductor ROM array with row decoder and column decoder at 32, 22 and 16 nm channel length of MOS transistor, Microsystem Technologies, Springer Berlin Heidelberg, vol. 23, No. 9, pp. 4237-4243

## <u>2016</u>

1. Angsuman Sarkar and Chandan Kr. Sarkar "Triple Material Surrounding Gate MOSFET for Suppression of SCEs", Reason- A Technical Journal, Volume-25, pp. 1-8, ISSN No. 2277-1654, DOI:10.21843/reas/2015/1-8/108322

2. Kalyan Biswas, Angsuman Sarkar, and Chandan Kumar Sarkar "Impact of Fin Width Scaling on RF/Analog Performance of Junctionless Accumulation-Mode Bulk FinFET", *ACM Journal on Emerging Technologies in Computing Systems (JETC), vol.* 12, no. 4, Article 36 (May 2016), 12 pages. DOI=http://dx.doi.org/10.1145/2903143, 2016

3. Sudhansu Mohan Biswal, Biswajit Baral, Debashis De, Angsuman Sarkar, "Study of effect of gate-length downscaling on the analog/RF performance and linearity investigation of InAs-based nanowire Tunnel FET", Superlattices and Microstructures, Volume 91, March 2016, Pages 319-330, ISSN 0749-6036, http://dx.doi.org/10.1016/j.spmi.2016.01.021.

4. S. Sinha, K. Biswas, T. Purkayastha, J. Banyopadhyay, A. Sarkar, and D. De, "On the Electronic Properties of Guanine Functionalized Zigzag Single-Walled Carbon-Nanotube", Journal of Nanoengineering and Nanomanufacturing, American Scientific Publishers, USA, Vol. 6, pp. 1–6, 2015, doi:10.1166/jnan.2015.1259

5. Surajit Bari, Arunima Maity, Debashis De, Angsuman Sarkar, Average Power Consumption and Delay Analysis of Schmitt Trigger Circuit using Low Dimensional MOS Transistor, Advances in Industrial Engineering and Management, American Scientific Publishers, Vol. 5, No. 1, pp. 85-88, doi: 10.7508/aiem.2016.01.017, published online 01 Jul 2016 6. Surajit Bari, Arunima Maity, Debashis De, Angsuman Sarkar, Design and Average Power Consumption Analysis of 3-Stage CMOS Ring Oscillator Circuit at 32 nm Channel Length, Advances in Industrial Engineering and Management, American Scientific Publishers, Vol. 5, No. 1, pp. 89-92, doi: 10.7508/aiem.2016.01.018, published online 01 Jul 2016

7. Abhishek Chakraborty, Sourav Bairagya, Angsuman Sarkar, Analytical Model of Surface Potential of Double Surrounding Gate MOSFET, Advances in Industrial Engineering and Management, American Scientific Publishers, vol. 5, no. 1, 2016, pp. 93-97, doi: 10.7508/aiem.2016.01.019, published online 01 Jul 2016

8. Kakali Sarkar, Angsuman Sarkar, Analytical Modeling of Junction-Less Surrounding Gate MOSFET Based Biosensor, Advances in Industrial Engineering and Management, American Scientific Publishers, vol. 5, no. 1, 2016, pp. 98-102, doi: 10.7508/aiem.2016.01.020, published online 01 Jul 2016.

9. Kalyan Biswas, Angsuman Sarkar, Chandan Kumar Sarkar, Effect of Gate Dielectrics on Simulated Device Characteristics of Nanoscale Double Gate Heterostructure MOSFET, Advances in Industrial Engineering and Management, American Scientific Publishers, vol. 5, no. 1, 2016, pp. 113-117, doi:

10.7508/aiem.2016.01.023, published online 01 Jul 2016.

10. Biswajit Baral, Sudhansu Mohan Biswal, Jagruti Padhee, Debashis De, Angsuman Sarkar, Effect of Gate Length Downscaling on RF/Analog and Linearity Performance of a Junctionless Double Gate MOSFET for Analog/Mixed Signal System-On-Chip Applications & It's Comparative Study with Conventional Mosfet, Advances in Industrial Engineering and Management, American Scientific Publishers, vol. 5, no. 1, 2016, pp. 130-137, doi: 10.7508/aiem.2016.01.026, published online 01 Jul 2016.

11. Sudhansu Mohan Biswal, Biswajit Baral, Debashis De, Angsuman Sarkar, Analog/RF performance and Linearity Investigation of Si-based Double Gate Tunnel FET, Advances in Industrial Engineering and Management, American Scientific Publishers, vol. 5, no. 1, 2016, pp. 150-156, doi: 10.7508/aiem.2016.01.029, published online 01 Jul 2016.

12. Avik Chakraborty, Angsuman Sarkar, "Two-dimensional analytical model of asymmetric dual Material double-gate MOSFET", Advances in Industrial Engineering and Management" Vol. 5, No. 2, pp. 178-182, (2016), doi: 10.7508/178 aiem.2016.02.002, ISSN: 2222-7059 (print), ISSN: 2222-7067 (online), http://www.aspbs.com/aiem (American Scientific Publisher)

## <u>2015</u>

1. Kalyan Biswas, Angsuman Sarkar, C. K. Sarkar "Impact of barrier thickness on Analog, RF & Linearity performance of Nanoscale DG Heterostructure MOSFET", Superlattices and Microstructures, Volume 86, Page: 95-104, October 2015 © Elsevier B.V, Impact Factor: 2.097

2. Surajit Bari, Debashish De, Angsuman Sarkar, "Effect of gate engineering in JLSRG MOSFET to suppress SCEs: An analytical study", Physica E: Low-dimensional Systems and Nanostructures, Vol. 67, Page: 143-151, March 2015, © Elsevier B.V, Impact Factor: 2.00

3. Avik Chakraborty, Angsuman Sarkar, "Staggered Heterojunctions based Nanowire Tunneling Field Effect Transistors for Analog/Mixed-Signal System-On-Chip Applications", Nano brief reports and reviews, Vol. 10, No. 2, Pages 15500271, 7, 12, January 2015 @ World Scientific Publishing Co., January 126

No. 2, Page: 1550027 1-7, 13 January 2015, World Scientific Publishing Co., Impact Factor: 1.36
Avik Chakraborty, Angsuman Sarkar, "Investigation of Analog/RF performance of Staggered Heterojunctions Based nanowire Tunneling Field-Effect Transistors", Superlattices and Microstructures,

Volume 80, Page: 125-135, April 2015 © Elsevier B.V, Impact Factor: 2.097

5. Biswajit Baral, Aloke Kumar Das, Debashis De and Angsuman Sarkar, "An analytical model of triplematerial double-gate metal–oxide–semiconductor field-effect transistor to suppress short-channel effects ", International Journal of Numerical Modelling: Electronic Networks, Devices and Fields, 2015, Willey Online Library, ©John Wiley & Sons, Ltd., USA, Published Online first on 09 January, 2015, Impact Factor: 0.75

6. Siddhartha Mondal, Debabrata Naru, Angsuman Sarkar, and Chandan Kumar Sarkar, "An Analytical Surface Potential Based Threshold Voltage Model of Triple Material Surrounding Gate Schottky Barrier MOSFET", Journal of Computational and Theoretical Nanoscience, American Scientific Publishers, USA, Vol. 12, 1–9, February 1, 2015, Impact Factor: 1.032

7. Sudhansu Mohan Biswal, Biswajit Baral, Debashis De, Angsuman Sarkar, Analytical subthreshold modeling of dual material gate engineered nano-scale junctionless surrounding gate MOSFET considering ECPE, Superlattices and Microstructures, Vol. 82, June 2015, Page: 103-112, Impact Factor: 2.097

8. Avik Chakraborty and Angsuman Sarkar, "An Analytical Model for Quantum Confinement in Silicon Nanowires", Quantum matter, American Scientific Publishers, USA, Vol. 5, No. 1, 135-138, 2016

#### <u>2014</u>

1. Angsuman Sarkar, Rohit Jana, "The influence of gate underlap on analog and RF performance of III–V heterostructure double gate MOSFET", Superlattices and Microstructures, Vol. 73, September 2014, Page: 256-267 © Elsevier B.V, Impact Factor: 2.097

2. Angsuman Sarkar, "Study of RF performance of surrounding gate MOSFET with gate overlap and underlap", Advances in Natural Sciences: Nanoscience and Nanotechnology, Vol. 5, No. 3, Pages 035006- 1-6, July 2014,© IOP (Institute of Physics) Science, UK

3. Arobinda Pal, Angsuman Sarkar, "Analytical study of Dual Material Surrounding Gate MOSFET to suppress short-channel effects (SCEs)", Engineering Science and Technology, an International Journal, Vol. 17, No. 4, Page: 205-212 © Elsevier B.V, December 2014

4. Swapnadip De, Angsuman Sarkar, "A Study of the Characteristic parameters for Deep Submicron MOSFETs", IUP Journal of Electrical & Electronics Engineering. Vol. 7, No. 1, Page: 41-52, Jan 2014

#### <u>2013</u>

1. Angsuman Sarkar, Swapnadip De, Chandan Kumar Sarkar, "Asymmetric halo and symmetric Single-Halo Dual-Material Gate and Double-Halo Dual-Material Gate n-MOSFETs characteristic parameter modeling", International Journal of Numerical Modelling: Electronic Networks, Devices and Fields, Vol. 26, No 1, pp. 41-53, January-February 2013, Willey Online Library, ©John Wiley & Sons, Ltd., USA, Impact Factor: 0.63

2. Angsuman Sarkar, C.K. Sarkar " RF and analogue performance investigation of DG tunnel FET", International Journal of Electronics Letters , Vol. 1, No. 4, Page: 210-217, 2013, Taylor & Francis Group, UK

#### <u>2012</u>

1. Angsuman Sarkar, Swapnadip De, Anup Dey, Chandan Kumar Sarkar, "1/f noise and analogue performance study of short-channel cylindrical surrounding gate MOSFET using a new subthreshold analytical pseudo-two-dimensional model", IET Circuits, Devices & Systems, The Institution of Engineering & Technology (IET), UK, Vol.6, No.1, pp.28-34, January 2012, Impact Factor: 0.91

2. Angsuman Sarkar, Swapnadip De, Anup Dey, Chandan Kumar Sarkar, "Analog and RF performance investigation of cylindrical surrounding-gate MOSFET with an analytical pseudo-2D model", Journal of Computational Electronics, Springer Verlag, US, ©Springer Science+Business Media, LLC 2012, Vol. 11, Issue 2, pp. 182-195, June 2012, Impact Factor: 1.520

3. Angsuman Sarkar, Aloke Kumar Das, Swapnadip De, Chandan Kumar Sarkar, "Effect of gate engineering in double-gate MOSFETs for analog/RF applications", Microelectronics Journal, vol. 43, no. 11, pp. 873-882, November 2012 © Elsevier B.V, Impact Factor: 0.92

4. Angsuman Sarkar, Swapnadip De, Anup Dey, Chandan Kumar Sarkar, "A new analytical subthreshold model of SRG MOSFET with analogue performance investigation", International Journal of Electronics, Taylor & Francis Group, UK, Vol. 99, No. 2, February 2012, Page: 267-283,Impact Factor: 0.75

5. Swapnadip De, Angsuman Sarkar, "Fringing Capacitance Based Surface Potential Model For Pocket DMG n-MOSFETs", Journal of Electron Devices (JED), France, Vol. 12, 2012, pp. 704-712,

6. Swapnadip De, Angsuman Sarkar, Chandan Kumar Sarkar, "Threshold voltage and drift-diffusion theory based drain current model for pocket-DMG n-MOSFETs with inner fringing field", Journal of Electron Devices (JED), France, Vol. 12, 2012, pp. 767-771

 Swapnadip De, Angsuman Sarkar, Chandan Kumar Sarkar, "Application of Gaussian profile based DHDMG n-Mosfets on deep submicron microelectronic circuits", International Journal of Applied Engineering Research, Research India Publication, India, Vol. 7, No.5, Page: 471-483, May 2012, Impact Factor: 0.035
 Swapnadip De, Angsuman Sarkar, Chandan Kumar Sarkar, "Quasi-Fermi potential based analytical subthreshold drain current and transconductance model for practical DHDMG n-Mosfet", International Journal of Applied Engineering Research, Research India Publication, India, Vol. 7, No. 7, April 2012
 Swapnadip De, Angsuman Sarkar, "Modelling of characteristic parameter for submicron mosfet", IUP Journal of Electrical and Electronics Engineering, IUP Publications India, Vol. 5, No. 3, Page: 67-76, July 2012

### <u>2011</u>

 Swapnadip De, Angsuman Sarkar, Chandan Kumar Sarkar, "Modelling of parameters for asymmetric halo and symmetric DHDMG n-MOSFETs", International Journal of Electronics, Taylor & Francis Group, UK, Vol. 98, No. 10, October 2011, Page: 1365-1381, Impact Factor: 0.75

 Swapnadip De, Angsuman Sarkar, Chandan Kumar Sarkar, "Design of a low power low voltage full adder", International Journal of VLSI Design, International Sciences Press, Serial Publication, India, Vol. 2, No. 2, Page: 103-106, 2011

#### <u>2010</u>

1. Swapnadip De, Angsuman Sarkar, Chandan Kumar Sarkar, "Modeling of thermal and flicker noise for double gate MOSFET", Journal of Electron Devices (JED), France, Vol. 8, 2010, pp. 320-324

2. Swapnadip De,Angsuman Sarkar, "Thermal and Flicker Noise Modeling of a Double Gate MOSFET", International Journal on Electronic and Electrical Engineering (IJEEE), Scientific Engineering Research Corporation, India, Summer edition 2010, Vol. 10, No. 01, pp. 24-28

#### <u>2009</u>

1. Angsuman Sarkar, Swapnadip De, Chandan Kumar Sarkar, "Subthreshold Surface Potential Model for a Double-Halo Dual-Material GATE And a Single Halo Dual-Material GATE MOSFET", International Journal on Electronic and Electrical Engineering (IJEEE), Scientific Engineering Research Corporation, India, Spring edition 2009, Vol. 2, No. 2, pp. 25-33

2. Swapnadip De, Angsuman Sarkar, Chandan Kumar Sarkar, "Modeling of subthreshold surface potential in short channel, LAC, Double Halo & DMG MOSFETs with inner fringing fields", International Journal on Electronic and Electrical Engineering (IJEEE), Scientific Engineering Research Corporation, India, Spring edition 2009, Vol. 01, No. 01, pp. 133-141

3. Swapnadip De,Angsuman Sarkar, Chandan Kumar Sarkar, "Subthreshold surface potential model for a single-Halo dual-material gate MOSFET", International Journal on Electronic and Electrical Engineering (IJEEE), ISSN 0974-2042, Scientific Engineering Research Corporation, India, Spring edition 2009, Vol. 01, No. 01, pp. 14-18

## List of Conference Publication

## 2021

1. R. Dhar, A. Deyasi and A. Sarkar, "Generation of Tunable Low-noise Millimeter-wave Signal using Optical Frequency Comb through Electrical Mixing at 94 GHz," 2021 Devices for Integrated Circuit (DevIC), 2021, pp. 13-18, doi: 10.1109/DevIC50843.2021.9455808.

2. R. Das, A. Deyasi and A. Sarkar, "Computing Electromagnetic Bandgap for Parallel Nanorod Structure with Double Negative Refractive Index inside Triangular Lattice," 2021 Devices for Integrated Circuit (DevIC), 2021, pp. 50-52, doi: 10.1109/DevIC50843.2021.9455920.

3. P. Mitra, J. Bhaumik and A. Sarkar, "Power Supply Noise Aware Physical Design with Decoupling Capacitance Allocation in System-on-Chip," 2021 Devices for Integrated Circuit (DevIC), 2021, pp. 166-169, doi: 10.1109/DevIC50843.2021.9455918.

4. R. Ghoshhajra, K. Biswas and A. Sarkar, "A Review on Machine Learning Approaches for Predicting the Effect of Device Parameters on Performance of Nanoscale MOSFETs," 2021 Devices for Integrated Circuit (DevIC), 2021, pp. 489-493, doi: 10.1109/DevIC50843.2021.9455840.

5. A. Mukherjee, D. Banerjee, T. Ganguli and A. Sarkar, "Analysis of Double-Gate Junctionless MOSFET for Energy Efficient Digital Application," 2021 Devices for Integrated Circuit (DevIC), 2021, pp. 545-549, doi: 10.1109/DevIC50843.2021.9455793.

6. N. Chand, S. K. Swain, S. M. Biswal, A. Sarkar and S. Adak, "Comparative study on Analog & RF Parameter of InAIN/AIN/GaN Normally off HEMTs with and without AIGaN Back Barrier," 2021 Devices for Integrated Circuit (DevIC), 2021, pp. 616-620, doi: 10.1109/DevIC50843.2021.9455877.

## 2020

1. A Deyasi, S Mukhopadhyay and A Sarkar, Novel Analytical Model for Computing Subthreshold Current in Heterostructure p-MOSFET incorporating Band-To-Band Tunneling Effect, Published under licence by IOP Publishing Ltd, Journal of Physics: Conference Series, Volume 1579, National Conference on Frontiers in Modern Physics 6-7 February 2020, Adamas University, Kolkata, India

2. J Chowdhury, AD Deyasi, A Sarkar, K Mahapatra, Novel Threshold Voltage Model Incorporating Band-to-Band Tunneling in Heterostructure p-MOSFET, 2019 IEEE International Symposium on Smart Electronic Systems (iSES)(Formerly iNiS)m, Pages 373-376, IEEE xplore

3. N. Pramanik, A. Deyasi and A. Sarkar, "Design of Photonic Filter Using Metamaterial Based Defected Ternary Structure Under Normal Incidence," *2020 IEEE VLSI DEVICE CIRCUIT AND SYSTEM (VLSI DCS)*, Kolkata, India, 2020, pp. 46-49.

4. P. Debnath, A. Deyasi, U. Mondai and A. Sarkar, "Improved Loss Characteristic in 1-bit RF MEMS Switch owing to Lower Dielectric Constant," *2020 IEEE VLSI DEVICE CIRCUIT AND SYSTEM (VLSI DCS)*, Kolkata, India, 2020, pp. 56-59.

5. A. Basak and A. Sarkar, "Analytical Modeling of Asymmetric Junctionless DMDG MOSFET for Suppressing Short Channel Effects," *2020 IEEE VLSI DEVICE CIRCUIT AND SYSTEM (VLSI DCS)*, Kolkata, India, 2020, pp. 79-83.

6. K. Biswas, A. Sarkar and A. Sarkar, "Effect of Channel Doping and Fin Shapes on Performance of Junctionless Bulk FinFET," 2020 IEEE VLSI DEVICE CIRCUIT AND SYSTEM (VLSI DCS), Kolkata, India, 2020, pp. 267-270.

7. P. Mitra, P. Alok and A. Sarkar, "A CAD Approach for Accurate Decap Estimation and Allocation for Supply Noise Reduction in SoC," 2020 IEEE VLSI DEVICE CIRCUIT AND SYSTEM (VLSI DCS), Kolkata, India, 2020, pp. 279-282.

8. R. Halder and A. Sarkar, "Performance Evaluation of Double Gate Pentacene Organic FET Using Simulation Study," *2020 IEEE VLSI DEVICE CIRCUIT AND SYSTEM (VLSI DCS)*, Kolkata, India, 2020, pp. 1-4.

9. J. Chowdhury, A. Sarkar, K. Mahapatra and J. K. Das, "Analytical Drain Current Model for Super-Threshold Region of Double Gate Tunnel FET," 2020 IEEE VLSI DEVICE CIRCUIT AND SYSTEM (VLSI DCS), Kolkata, India, 2020, pp. 1-4.

## 2019

1. A. Basak and A. Sarkar, "Analytical Drain Current Model of UTBB SOI MOSFET with lateral dual gates to Suppress Short Channel Effect," 2019 Devices for Integrated Circuit (DevIC), Kalyani, India, 2019, pp. 269-274. doi: 10.1109/DEVIC.2019.8783327, Available in IEEE Xplore

2. A. Chakraborty, S. Bhowmick, D. Chakraborty, A. Deyasi and A. Sarkar, "Boundstates Computation for Double Quantum Well Structure with Pöschl-Teller Potential for MWIR Photodetector Design," 2019 Devices for Integrated Circuit (DevIC), Kalyani, India, 2019, pp. 264-268. doi: 10.1109/DEVIC.2019.8783699, Available in IEEE Xplore

3. S. Adak, N. Chand, S. K. Swain and A. Sarkar, "Effect of AlGaN Back Barrier on InAlN/AlN/GaN E-Mode HEMTs," 2019 Devices for Integrated Circuit (DevIC), Kalyani, India, 2019, pp. 156-160. doi: 10.1109/DEVIC.2019.8783383, Available in IEEE Xplore

4. P. Debnath, A. Deyasi and A. Sarkar, "Up-state and Down-state Capacitance Measurement in RF MEMS One-bit Switch Designed at Microwave Frequency Range," 2019 Devices for Integrated Circuit (DevIC), Kalyani, India, 2019, pp. 137-140. doi: 10.1109/DEVIC.2019.8783948, Available in IEEE Xplore

5. P. Chakraborty, R. Ghosh, A. Adhikary, A. Deyasi and A. Sarkar, "Electromagnetic Bandgap Formation in Two-Dimensional Photonic Crystal Structure with DNG Materials under TE Mode," 2019 Devices for Integrated Circuit (DevIC), Kalyani, India, 2019, pp. 26-29. doi: 10.1109/DEVIC.2019.8783914, Available in IEEE Xplore

6. A. Deyasi, B. Sen, G. Saha and A. Sarkar, "Analytical Investigation of Differential Conductance in Submicron HEMT with Two Different Substrates," 2018 IEEE Electron Devices Kolkata Conference (EDKCON), Kolkata, India, 2018, pp. 37-41.doi: 10.1109/EDKCON.2018.8770496, Available in IEEE Xplore

7. Swati Sinha ; Kunal Biswas ; Angsuman Sarkar ; Siddharth Shaw ; Jaya Bandyopadhyay ;Sanjukta Mitra ; Debashis De, "Tuning of Bandstructure of Single—Walled Carbon Nanotube Functionalized with ssDNA Oligonucleotide Sequence," 2018 IEEE Electron Devices Kolkata Conference (EDKCON), Kolkata, India, 2018, pp. 651-656. doi: 10.1109/EDKCON.2018.8770444, Available in IEEE Xplore

8. A. Deyasi, A. R. Chowdhury, K. Roy and A. Sarkar, "Effect of High-K Dielectric on Drain Current of ID-DG MOSFET Using Ortiz-Conde Model," 2018 IEEE Electron Devices Kolkata Conference (EDKCON), Kolkata, India, 2018, pp. 176-181. doi: 10.1109/EDKCON.2018.8770399, Available in IEEE Xplore

9. S. Paul, S. Mondal and A. Sarkar, "A Novel GaN-Hemt based Inverter and Cascode Amplifier," 2018 IEEE Electron Devices Kolkata Conference (EDKCON), Kolkata, India, 2018, pp. 465-469. doi: 10.1109/EDKCON.2018.8770510,, Available in IEEE Xplore

10. M. Mukherjee, M. Chanda, A. Dey and A. Sarkar, "Effect of Band Non-Parabolicity on Energy Sub-Band Profile for Nano-Dimensional MOSFET," 2018 IEEE Electron Devices Kolkata Conference (EDKCON), Kolkata, India, 2018, pp. 662-665.doi: 10.1109/EDKCON.2018.8770402, Available in IEEE Xplore

11. A. Basak and A. Sarkar, "Analytical Study of Unipolar Junction Transistor as a Novel Dual Material Double Gate MOSFET to Suppress Short-Channel Effect," 2018 IEEE Electron Devices Kolkata Conference (EDKCON), Kolkata, India, 2018, pp. 475-480. doi: 10.1109/EDKCON.2018.8770518, Available In IEEE Xplore

12. A. Banerjee, A. Deyasi, S. Bhattacharyya, and A. Sarkar, "Fast Squaring Technique for Radix Vicinity Numbers for Radix 2n±m with reduced Computational Complexity", SPRINGER: Lecture Notes in Electrical Engineering: Nanoelectronics, Circuits and Communication Systems, vol. 511, chapter 13, pp. 139-147, 2019 [DOI: 10.1007/978-981-13-0776-8\_13]

13. K. Roy, A. Roy Chowdhury, A. Deyasi and A. Sarkar, "Computing Surface Potential and Drain Current in Nanometric Double-Gate MOSFET using Ortiz-Conde Model", SPRINGER: Advances in Intelligent Systems and Computing (AISC) Series: Contemporary Advances in Innovative and Applicable Information Technology, vol. 812, chapter 5, pp. 41-47, 2019 [DOI: 10.1007/978-981-13-1540-4\_5]

14. A. Deyasi and A. Sarkar, "Blueshift of Optical Signal in PhC based Butterworth Filter due to Joule Heat Dissipation", SPRINGER: CCIS Series: 2nd International Conference on Computational Intelligence, vol. 1030, chapter 28, pp. 352-360, 2019 [DOI: 10.1007/978-981-13-8578-0\_28]

15. A. Deyasi, A.Sarkar " Computing optical bandwidth of bandpass filter using metamaterial-based defected 1D PhC", 2019, AIP Conference Proceedings, 2072:1, 10.1063/1.5090243,

https://aip.scitation.org/doi/abs/10.1063/1.5090243

2018

1. A. Deyasi, P. Verma, and A. Sarkar, "Calculating Transmittance and Field Enhancement of nLayer MIM Surface Plasmon Structure for Detection of Biological Nano-objects", SPRINGER: CCIS Series, vol. CCIS 836, chapter 33, pp. 393-401, 2018 [DOI: 10.1007/978-981-13-1343-1\_2]

## 2016

1. Angsuman Sarkar "Tunnel FET: A Perspective Review for Energy Efficient Applications ", Technical Magazine of IEEE EDS Kolkata Chapter, Volume 1, No. 1, pp. 6-10, January 2016

2. Swati Sinha, Kunal Biswas, Debashis De, Jaya Bandopadhay, Angsuman Sarkar, "Metal to Semimetal conversion by bandgap engineering of SWCNT by DNA nucleobase functionalization", Proceeding of MICRO-2016, TEQIP-II, WBUT sponsored 3rd Int. Conference on Microelectronics, Circuits and Systems on 09-10th July, 2016 at Science City, Kolkata, ISBN : 978-93-80183-45-5

3. Surajit Bari, Debashis De and Angsuman Sarkar, "Average power consumption and delay analysis of 4 bit binary to grey code converter circuit using nano dimensional MOS transistors" Proceeding of MICRO-2016, TEQIP-II, WBUT sponsored 3rd Int. Conference on Microelectronics, Circuits and Systems on 09-10th July, 2016 at Science City, Kolkata, ISBN : 978-93-80183-45-5

4. A Chakraborty, A Sarkar, "Analytical modeling and sensitivity analysis of dielectric-modulated junctionless gate all around gate stack—FET as biosensor", Book Computational Science and Engineering: proceedingss of the International Conference on Computational Science and Engineering (ICCSE2016), Beliaghata, Kolkata, India, 4-6 October 2016, Pages 273-276, Publisher: CRC Press

5. M. Chanda, P. Dey, A. Sarkar and C. K. Sarkar, "Doping-less double gate impact ionization MOSFET for high switching application," 2016 3rd International Conference on Devices, Circuits and Systems (ICDCS), Coimbatore, India, 2016, pp. 179-183.doi: 10.1109/ICDCSyst.2016.7570589, available in IEEE Xplore

6. K. Biswas, A. Sarkar and C. K. Sarkar, "Performance assessment of Indium Arsenide (InAs) Single and Dual quantum-well heterostructure FinFETs," 2016 3rd International Conference on Devices, Circuits and Systems (ICDCS), Coimbatore, India, 2016, pp. 208-211.doi: 10.1109/ICDCSyst.2016.7570650, available in IEEE Xplore

### 2015

1. Sayantan Mondal and Angsuman Sarkar, Analytical subthreshold modeling of dual material gate engineered junctionless surrounding gate MOSFET considering ECPE, 1st International Conference On Emerging Trends in Computer Science and Information Technology ETCSIT-2015, Kalyani Government Engineering College, India 06-January-2015

2. Tauseef Ahmed and Angsuman Sarkar, Scaling theory of Dual Material Junctionless Double Gate nanoscale MOSFET considering Effective Conduction Path Effect, , 1st International Conference On Emerging Trends in Computer Science and Information Technology ETCSIT-2015, Kalyani Government Engineering College, India 06-January-2015

3. Angsuman sarkar, Effect of gate-length downscaling on RF/analog performance of a junctionless double gate MOSFET for analog/mixed signal system-on-chip applications" at FASSMATA-2015 organized by Dept. of ECE and Dept. of BS & HU held during 6th to 10th july, 2015 at RCC Institute of technology, Kolkata.

4. Surajit Bari, Sonali Bhowmik, Debashis De and Angsuman Sarkar "Design and Power Analysis of 4×4 Semiconductor ROM array at 32nm,22nm, and 16nm channel length of MOS transistor" Published in the proceedings of 2nd International Conference on Microelectronics ,Circuits and Systems , MICRO-2015 , Organized by International Association of Science ,Technology and Management , 11th July - 12th July ,2015, ISBN :81-85824-46-0, pp 32-35, Vol-I.

5. Surajit Bari, Arko Bhowmick, Debashis De and Angsuman Sarkar "Design and Power Consumption Analysis of Hardware Pattern Generator using LFSR for BIST using Nano Scale MOS transistor" Published in the proceedings of 2nd International Conference on Microelectronics , Circuits and Systems , MICRO-2015 , Organized by International Association of Science , Technology and Management , 11th July - 12th July ,2015, ISBN :81-85824-46-0, pp 41-45, Vol-II.

## 2014

1. Rohit Jana, Angsuman Sarkar, THE IMPACT OF GATE UNDERLAP ON ANALOG & RF PERFORMANCE OF HETERO-JUNCTION FET, International Conference on Intelligent Computing, Communication & Devices (ICCD 2014), SOA University, Bhubaneswar, Odisha, India, 18th April 2014

2. Soumen Paul, Angsuman Sarkar, An analytical surface potential model of Surrounding Gate Tunnel FET, International Conference on Intelligent Computing, Communication & Devices (ICCD 2014), SOA University, Bhubaneswar, Odisha, India, 18th April 2014

3. Biswajit Baral, Sudhansu Mohan Biswal, Debashis De and Angsuman Sarkar, Effect of gate length downscaling on RF/Analog and Linearity performance of a Junctionless Double Gate MOSFET for Analog/mixed signal System-on-chip applications, 3rd International Conference on Nanotechnology Nanocon 2014, Pune, India, 14th October, 2014

4. Sudhansu Mohan Biswal, Biswajit Baral, Debashis De and Angsuman Sarkar, Study of effect of gatelength downscaling on the Analog/RF performance of Tunnel FET, 3rd International Conference on Nanotechnology Nanocon 2014, Pune, India 14th October, 2014

## 2013

1. Swapnadip De, Angsuman Sarkar, Manash Chanda, Chandan Kumar Sarkar, "Study of Surface Potential and Threshold Voltage for non-uniformly doped DHDMG n-MOSFET", 4TH INTERNATIONAL CONFERENCE ON TECHNICAL AND MANAGERIAL INNOVATION IN COMPUTING AND COMMUNICATIONS IN INDUSTRY AND ACADEMIA(IEMCON 2013), Kolkata; 08/2013

## 2012

1. Swapnadip De, Manash Chanda, Angsuman Sarkar , Analytical Sub-threshold Surface Potential and Drain Current Model for Linearly Doped Double Halo DMG MOSFET NCACD 2012, SPONSORED BY DRDO, CSIR, HALDIA INSTITUTE OF TECHNOLOGY; 09/2012

2. Priyanka Chakraborty, Angsuman Sarkar, "Investigation and comparison of noise suppression in speech signals using LMS and RLS algorithms", RACCCT2012, National Conference on Recent Advances in control, communication and computing technologies, organized by IEEE SCET SB, SCET, Surat, India, March 29-30, 2012, Proceedings of RACCCT2012, pp. – 266-269

3. Rohan Dutta, Angsuman Sarkar, "A Comparative Performance Study of Adaptive Filtering in Noise Cancellation using Anti-Noise between Conventional and two new LMS Algorithms", RACCCT2012, National Conference on Recent Advances in control, communication and computing technologies, organized by IEEE SCET SB, SCET, Surat, India, March 29-30, 2012, Proceedings of RACCCT2012,pp. – 270-273

4. Joydeep Kushari, Angsuman Sarkar, "Variable Step-Size NLMS and Affine Projection Algorithms for Echo Cancellation: A Comparative Study", RACCCT2012, National Conference on Recent Advances in control, communication and computing technologies organized by IEEE SCET SB, SCET, Surat, India March 29-30, 2012, Proceedings of RACCCT2012, pp. – 274-279

### 2011

1. Aloke Kumar Das, Angsuman Sarkar, "A systemic investigation of short channel effects for triple material double gate(TM-DG) MOSFET", IEEE EDS STUDENT PAPER CONFERENCE (IESPC) 2011, Heritage Institute of Technology, Kolkata, India, April 18, 2011

## 2009

1. Angsuman Sarkar, Swapnadip De, Mohankumar Nagarajan, C. K. Sarkar, "Surface potential model in short channel MOSFET including effect of fringing field operating in subthreshold region", NATIONAL CONFERENCE ON Recent Development in Applied Mathematical Science and Engineering, Jalpaiguri Government Engineering College, West Bengal, India, 20 – 22 Feb 2009

## 2008

1. Angsuman Sarkar, Swapnadip De, Mohankumar Nagarajan, C. K. Sarkar, Srimanta Baishya, "Effect of fringing fields on subthreshold surface potential of channel engineered short channel MOSFETS", TENCON 2008, IEEE Region 10 Conference, Hyderabad, India, pp.1-6, 19-21 Nov. 2008

2. Swapnadip De, Angsuman Sarkar, Mohankumar Nagarajan, C. K. Sarkar, "Effect of fringing field in modeling of subthreshold surface potential in dual material gate (DMG) MOSFETS", ICECE 2008, IEEE, International Conference, Electrical and Computer Engineering, 2008, Dhaka, Bangladesh, On page(s): 148 – 151, 20-22 Dec. 2008